Please enable JavaScript to view this site.

IDS Software Suite 4.95

Navigation: D: Specifications > GigE uEye CP Rev. 2

Pixel preprocessing GigE uEye CP Rev. 2

Scroll Previous Top Next More

The cameras use an integrated FPGA processor for pixel preprocessing. The diagram illustrates the sequence of preprocessing operations.

Fig. 578: Pixel preprocessing GigE uEye CP Rev. 2

Fig. 578: Pixel preprocessing GigE uEye CP Rev. 2

Operations marked with * are optional. Depending on the camera configuration they can be selected in the software.